#### Simulating GPGPUs ESESC Tutorial

Speaker: Alamelu Sankaranarayanan



Department of Computer Engineering, University of California, Santa Cruz <u>http://masc.soe.ucsc.edu</u>



#### Outline

- Background
- GPU Emulation Setup
- GPU Simulation Setup
- Running a GPGPU application

**Simulating GPGPUs** 



# The Landscape Today

- Heterogeneous Computing : an alternate Paradigm
  GPUs are being increasingly used to augment CPU cores
  - Popularity of programming languages like CUDA / OpenCL
  - Application in Computer Vision & Image Processing, Augmented reality, Big Data, Machine Learning, etc.

**Simulating GPGPUs** 



# The Landscape Today

- More computational capability with each new GPU
  - Increasing processing elements with each new generation
- Tighter coupling of the CPU and GPU
  - AMD's APUs, HSA
- Mobile / Embedded applications
  - Emphasis on energy efficiency
- Newer processor architectures like Knights Corner

Simulating GPGPUs



- More computational capability with each new GPU
  - Increasing processing elements with each new generation
- Tighter coupling of the
  - AMD's APUs, HS/
- Mobile / Embedd
  - Emphasis on energy
- Newer processor

- More PEs → More threads → Longer Simulation Times
  - FAST simulators needed!
- Ability to easily vary the architectural specifications like number of PEs, memory subsystem configuration, Allowable threads, Divergence mechanisms etc.

n<u>d GPU</u>

**Simulating GPGPUs** 



- More computational capability with each new GPU
  - Increasing processing elements with each new generation
- Tighter coupling of the CPU and GPU
  - AMD's APUs, HSA

- Ability to model a heteregeneous system with both CPUs and GPUs
- Mobile / Embedded applications
  - Emphasis on energy efficiency
- Newer processor architectures like Knights Corner

Simulating GPGPUs



- More computational capability with each new GPU
  - Increasing processing elements with each new generation
- Tighter coupling of the CPU and GPU
  - AMD's APUs, HSA
- Mobile / Embedded applications

Integrated Power Model
Thermal?

- Emphasis on energy efficiency
- Newer processor architectures like Knights Corner

Simulating GPGPUs

Alamelu S



- More computational capability with each new GPU
  - Increasing processing elements with each new generation
- Tighter coupling of the CPU and GPU
  - AMD's APUs, HSA
- Mobile / Embedded application
  - Emphasis on energy efficiency
- Flexibility in architectural description
- Ease of extension
- Newer processor architectures like Knights Corner

**Simulating GPGPUs** 



#### **Available GPGPU Simulators**


GPGPU Simulators	Key Features
GPGPUSim	Most Popular, Can model Fermi like architectures.
Multi2Sim	Heterogenous simulator, capable of simulating both OpenMP and OpenCL threads.
GPUWattch	Power model for GPGPUs. Now integrated with GPGPUSim
GPUSimPow	Another Power Model, based on GPGPUSim.
Ocelot	Dynamic JIT compilation framework translating PTX to run on several backends

**Simulating GPGPUs** 

Alamelu S




#### **Generic Simulators**



Simulating GPGPUs



#### **Simulating GPGPUs**




Simulating GPGPUs

Alamelu S




#### How can we make it faster?



Simulating GPGPUs

### Simulating GPGPUs with ESESC



**Simulating GPGPUs** 



# **Creating modified binaries**

#### • Purpose

- Avoid mock GPU execution of the application by the emulator (needed for memory addresses)
- Generate a trace with the memory addresses, per thread.
- Exploit the computational power of the GPGPU, to speed up simulation.
- Original application behavior should remain unchanged

**Simulating GPGPUs** 



## **Creating modified binaries**

#### Challenges


- How can we effectively return the memory addresses per thread?
- How can we convey the execution path of different threads? (threads can diverge)
- How can we pass the control back and forth between the CPU and the GPU?

Simulating GPGPUs



## **Creating modified binaries**


#### "Contaminated" PTX code



**Simulating GPGPUs** 

Alamelu S






**Simulating GPGPUs** 

Alamelu S

ESESC

#### **Contaminated PTX**




**Simulating GPGPUs** 




#### **Contaminated PTX**

ESESC 🚜




#### **Simulating GPGPUs**

#### **Pre-translated \*.info file**




# Simulating a GPGPU




Simulating GPGPUs




#### **Trace Generation**




#### **Trace Generation**



#### **Trace Generation**




#### A Modern GPGPU




**Simulating GPGPUs** 



#### A Modern GPGPU



# **Timing Model**



Each SM is modeled as a group of little cores (lanes)
Based on the in-order core

modeled in ESESC

- Each lane can be configured to have the same capabilities as a regular in-order core.
- Graphic specific blocks

(rasterizer, clipping) are not


ESESC

28

modeled

**Simulating GPGPUs** 

# **Timing Model**



- The trace generator / manager for ESESC models
  - Barriers
  - Execution strategies
  - Divergence mechanisms
    - Serial execution
    - Post Dominator convergence [1]
    - Simultaneous Branch Interleaving [2]

ESESC


29

- 1. Fung, Wilson WL, et al. "Dynamic warp formation and scheduling for efficient GPU control flow." Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE Computer Society, 2007.
- 2. Brunie, Nicolas, Sylvain Collange, and Gregory Diamos. "<u>Simultaneous branch and warp interweaving for sustained GPU performance</u>." *ACM SIGARCH Computer Architecture News*. Vol. 40. No. 3. IEEE Computer Society, 2012.

Alamelu S

#### **Simulating GPGPUs**


# **Timing Model**



- Memory Hierarchy is defined and used just as for CPU simulations
  - Extensions to indicate if an address is a shared or global address
  - Extensions to indicate which thread or warp a memory address belongs

**Simulating GPGPUs** 








Simulating GPGPUs


Alamelu S











#### **Running a GPGPU application**

> nvidia-smi						
Tue Jun 10 06:53:20						
+						
GPU Name   Fan Temp Perf	Pwr:Usage/Cap	Bus-Id Memory-Usage	Disp.	Volatile GPU-Util	Uncorr. ECC   Compute M.	
	N/A / N/A	======================================	N/A 1535MB	N/A	N/A	
+					+	
Compute processes:				GPU Memory		
GPU PID P	Process name				Usage	
=====================================	Iot Supported				========= 	
+					+	

**Simulating GPGPUs** 



# **Running a GPGPU application**

#### • Step 1 : Creating a contaminated binary

- Code cleanup in progress, detailed instructions will be made available soon after.
- A few contaminated binaries will be provided for now.

**Simulating GPGPUs** 




#### • Step 2: Compiling esesc.

- Need two additional flags
  - Enable 32 bit mode
  - Enable GPU mode (link with CUDA libraries)
- Command to build in Relase Mode
  - > cmake
     -DCMAKE\_HOST\_ARCH=i386
     -DENABLE\_CUDA=1
     ~/projs/esesc

Simulating GPGPUs



#### • Step 3 : Configure esesc.conf



#### • Step 3 : Configure esesc.conf

	<pre>= "-s 8192000 kernel = "kernels/bfs.info"</pre>	ls/bfs kernels/graph4096.txt" "
reportFile	= 'gpu_bfs'	NOTE! Pre-translated PTX
MAXTHREADS	= 1024	
enablePower	= true	
[GPUSpacial]	Mode]	
type	= "GPUSpacial" 🗲	NOTE! Special Sampler for GPU
nMaxThreads	= \$(MAXTHREADS)	
nInstSkip	= 0	NOTE! Selective
nInstMax	= 1e14	execution of threads

Simulating GPGPUs



## Sampling, for GPGPUs?

- GPGPU applications are largely homogeneous
- Do we need to execute and simulate all the threads?
- Use "MAXTHREADS" to simulate the first "\$(MAXTHREADS)" threads.
  - The others are executed natively on hardware (for correct execution)
- Extract significant speedup!
  - Need to profile applications to see how much we can skip simulating

**Simulating GPGPUs** 



#### • Step 4 : Configure simu.conf (if needed)

[gpuCORE]	
sp_per_sm	= \$(SP_PER_SM) #needed to instantiate the GPU SM
	#Processor
areaFactor	= 2
issueWrongPath	= false
fetchWidth	= \$(SP_PER_SM)
instQueueSize	= \$(SP_PER_SM)*2
inorder	= true
throttlingRatio	= 2.0
issueWidth	= \$(SP_PER_SM)
retireWidth	= \$(SP_PER_SM)
decodeDelay	= 3*2
renameDelay	= 2*2

- •
- •


**Simulating GPGPUs** 

Alamelu S



42

#### • Step 4 : Configure simu.conf (if needed)



<pre>/bin/bash nascd8:~/iscademo/esesc_gpu_rele</pre>	ase/run\$./esesc	/bin/bash 192x45	0
	I		
			6.42.41

**Simulating GPGPUs** 

Alamelu S



44

#### Sample Report

<b>1</b>		/bin/bash 223x53
		: Sim Time (s) 0.113 Exe 0.035 ms Sim (1700MHz)
2 : 557951.202 : nottakene 3 : 553277.710 : nottakene	: Total : RAS : BPred : nhanced : 58.40% : ( 0.00% of 0.00%) : 58.40% : ( 9 nhanced : 58.70% : ( 0.00% of 0.00%) : 58.71% : ( 9 nhanced : 58.21% : ( 0.00% of 0.00%) : 58.21% : ( 9 nhanced : 58.39% : ( 0.00% of 0.00%) : 58.39% : ( 9	09.96% of 9.53%) : 0.00% 09.96% of 9.34%) : 0.00%
Proc : rawInst : nCommit 1 : 205292 : 205117 2 : 207831 : 207656 3 : 204967 : 204792 4 : 206928 : 206753	: 205118 : 68.39% : 13.14% : 6.44% : 9.84% : : 207657 : 68.26% : 13.07% : 6.45% : 9.95% : : 204793 : 68.43% : 13.19% : 6.40% : 9.82% : : 206754 : 68.34% : 13.16% : 6.40% : 9.91% :	: SALU : LD Fwd : Replay : Worst Unit (clk) : 2.19% : 0.00% : N/A : GUNIT_ALU 0.01 : 2.26% : 0.00% : N/A : GUNIT_ALU 0.01 : 2.15% : 0.00% : N/A : GUNIT_ALU 0.00 : 2.19% : 0.00% : N/A : GUNIT_ALU 0.01
Proc         IPC         uIPC         Active           1         14.29         3.55         0.00           2         00.00         3.52         0.00           3         00.00         3.57         0.00           4         00.00         3.63         0.00	57725         11.1         0.0         0.0         0.0         7.8         0.0<	IO         maxBr         MisBr         Div         Br4Clk         brDelay           0.0         0.0         361832.9         0.0         0.0           0.0         0.0         330826.9         0.0         0.0           0.0         0.0         330826.9         0.0         0.0           0.0         0.0         0.0         339851.7         0.0         0.0           0.0         0.0         0.0         355872.1         0.0         0.0
ILLG(1)         0.0         4.2           ILLG(2)         0.0         4.2           ILLG(3)         0.0         4.2           ILLG(4)         0.0         4.2	MemAccesses         MissRate         ( RD , WR , BUS )         Dyn_P           43085         0.03%         (100.0%, 0.0%, 0.0%)         0.0%)           43476         0.03%         (100.0%, 0.0%, 0.0%)         0.0%)           43304         0.03%         (100.0%, 0.0%, 0.0%)         0.0%)           43819         0.03%         (100.0%, 0.0%, 0.0%)         0.0%)	Pow (mW) Lkg_Pow (mW)
DL1G(1)         0.0         47.4           DL1G(2)         0.0         46.3           DL1G(3)         0.0         46.7           DL1G(4)         0.0         51.3	24683         20.48%         (79.0%, 36.5%, 0.0%)           25369         20.95%         (79.1%, 33.5%, 0.0%)           24521         20.04%         (79.8%, 36.8%, 0.0%)           25023         20.33%         (79.6%, 35.8%, 0.0%)	
L2G(0) 0.0 94.3 niceCache(0) 0.0 0.0	22819 18.38% (91.9%, 48.8%, 0.0%) 0 0.00% (100.0%, 0.0%, 0.0%)	0 0
CPU Power Metrics: (Dynamic Po Proc   RF (mW)   ROB (mW)	wer,Leakage Power)   fetch (mW)   EXE (mW)   RNU (mW)   LSU (m 	w)   Total (W)
0   0 , 0   0 , 0	10,010,010,010,	, 0   0.00 , 0.00
GPU Power Metrics: (Dynamic Po SMID   RF (mW)   ExeUs (m	wer,Leakage Power) W)   IL1G (mW)   DL1G (mW)   DTLBG (mW)   Scrtch	nP(mW)  Total (W)
1           636     , 0           452     , 0       2           646     , 0           468     , 0       3           636     , 0           453     , 0       4           639     , 0           456     , 0	63 , 0   3648 , 0   23 , 0   11 , 63 , 0   3518 , 0   22 , 0   11 ,	, 0       4.76       , 0.00         , 0       4.86       , 0.00         , 0       4.70       , 0.00         , 0       4.70       , 0.00         , 0       4.80       , 0.00
L2G Power = 5 (Dyn) , θ L3 Power = θ (Dyn) , θ Total GPU Power = 19.13 (Dyn		

**Simulating GPGPUs** 

## Roadmap

- Still in an early stage.
  - Code cleanup
  - Update the compilation flow to more recent versions of CUDA
    - Add support for newer features released with newer CUDA versions.
- Validation
  - Performance
  - Power

Simulating GPGPUs



#### Summary

- ESESC provides a fully customizable platform to model GPGPUs
- One of the key differentiators is the enormous speedups we achieve with techniques like native co-execution and selective thread execution
- Integrated timing and power model
- Very early stages, but expect to release a stable version in the coming months.

**Simulating GPGPUs** 



#### **Questions?**

#### ESESC Mailing List <u>esesc@googlegroups.com</u> GPU Specific questions <u>alamelu <at> soe <dot> ucsc <dot> edu</u>

Simulating GPGPUs



## Acknowledgements

- Dr José Luis Briz Velasco
- Profesor Titular Associate Professor Computer Architecture and Technology Depto. de Informática e Ingeniería de Sistemas (<u>DIIS</u>) <u>Escuela de Ingeniería y Arquitectura</u> - University of Zaragoza (<u>UZ</u>) <u>briz@unizar.es</u>
- Dr Ehsan K. Ardestani ehsanardestani@gmail.com

**Simulating GPGPUs** 



#### **Backup Slides**

**Simulating GPGPUs** 



## Backup 1 : Speedups

GPGPU	Slowdown	
Simulators	compared to Native	

GPGPUSim [2013]

90000 (1350s)[1]

Multi2Sim

8700 (functional) 44000 (arch simulation)[1]

Simulating GPGPUs



# Backup 2 : List of available contaminated benchmarks

Benchmark	Benchmark Suite	#Threads
BACKPROP		1048576
BFS		100000
CFD		97152
HOTSPOT		1893376
KMEANS		495616
LEUKOCYTE		104296

1. John A. Stratton, Christopher Rodrigues, I-Jui Sung, Nady Obeid,vLi-Wen Chang, Nasser Anssari, Geng Daniel Liu, Wen-mei W. Hwu **IMPACT Technical Report**, IMPACT-12-01, University of Illinois, at Urbana-Champaign, March 2012

Alamelu S

Shuai Che, Michael Boyer, Jiayuan Meng, David Tarjan, Jeremy W. Sheaffer, Sang-Ha Lee, and Kevin Skadron. 2009. Rodinia: A benchmark suite for heterogeneous computing. In *Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC)*(IISWC '09). IEEE Computer Society, Washington, DC, USA, 44-54. DOI=10.1109/IISWC.2009.5306797 http://dx.doi.org/10.1109/IISWC.2009.5306797

#### **Simulating GPGPUs**

