A Multi-threaded Fast Hardware Compiler for HDLs

Sheng-Hong Wang
UC Santa Cruz
Santa Cruz, USA
swang203@ucsc.edu

Hunter Coffman
UC Santa Cruz
Santa Cruz, USA
hcoffman@ucsc.edu

Kenneth Mayer
UC Santa Cruz
Santa Cruz, USA
krmayer@ucsc.edu

Sakshi Garg
UC Santa Cruz
Santa Cruz, USA
sgarg3@ucsc.edu

Jose Renau
UC Santa Cruz
Santa Cruz, USA
renau@ucsc.edu

Abstract
A set of new Hardware Description Languages (HDLs) are emerging to ease hardware design. HDL compilation time is a major bottleneck in the designer’s productivity. Moreover, as the HDLs are developed independently, the possibility to share innovations in compilation technology is limited.

We design and implement LiveHD, a new multi-threaded, fast, and generic compilation framework across many HDLs (FIRRTL, Verilog, and Pyrope). We propose new parallel full and bottom-up passes to handle HDLs. The resulting compiler can parallelize all the compiler steps. LiveHD can achieve 5.5x scalability speedup when elaborating a CHISEL RISC-V Manycore. It also gets from 7.7x to 8.4x scalability speedup for a benchmark designed in all three HDLs. This is achieved with a fast single-threaded LiveHD baseline with 6x speedup compared to compilers such as Scala-FIRRTL and 8.6x against Yosys on Verilog.

CCS Concepts: • Hardware → Hardware description languages and compilation.

Keywords: HDL, Compiler Design, Parallel Compilation

ACM Reference Format:

1 Introduction
Hardware design uses custom Hardware Description Languages (HDL) and compiler tools. Although Verilog is still the most popular HDL, it shows its age 1 and alternatives like Chisel3/FIRRTL [8, 22], PyRTL [13], and Pyrope [41] have gained popularity. Typically, each HDL is bundled with a compiler that converts its high-level code into Verilog output. Verilog is frequently regarded as the assembly code in the software compiler stack.

Compilation time is a crucial parameter in any programming language, and HDLs are no different. HDLs are primarily used in ASIC/FPGA fabrication and simulation. Fabrication flows require synthesis, place&route which are inherently slow. This paper aims to accelerate HDLs compilation, the elaboration step in fabrication before synthesis, as well as the main step in the simulation compilation.

The ideal way to speed up the HDL elaboration step is to create a fast/parallel compiler flow that can manage multiple HDLs. The compilation flow should be extensible and allow new languages to leverage to construct a fast/parallel compiler automatically. In the open source community, only the concurrently designed CIRCT [5, 17] compiler has some parallelism. Other popular HDL compilers like FIRRTL and Yosys [49] are not parallelized.

This paper proposes a new HDL compilation framework with the following key contributions: (1) We design a fast parallel multi-HDLs compiler where all the compilation steps can be done in parallel; (2) We implement a proof-of-concept compiler (LiveHD) that supports Verilog, Pyrope, and CHIRRTL (the highest form of FIRRTL). The compiler is faster than the existing open-source alternatives.

LiveHD is a multi-threaded, multi-HDL fast compiler. Compared with traditional non-HDL compilers, a parallel HDL compiler must address the issue of lacking import language feature. One key problem is that a module can be accessed without any module declaration. It is an equivalent problem as if a non-HDL language allows function calls without requiring an “include” or “import”.

Languages like Verilog leverage the specified file processing order to solve the lack of declaration problem.

A pre-scan pass would have problems in some HDLs because the input/outputs depend on the called modules. We propose to dynamically resolved the IOs by constructing a dependency tree during the internal IR generation phase.

The dependency tree directs the compiler on how to apply parallelism. Some passes are not embarrassingly parallel [21].

1The original Verilog was designed in 1983, and current compilers are semantically compatible with it.
For these passes, LiveHD references the dependency tree to select independent modules and compile with a parallel bottom-up pass. The selection starts from the dependency tree leaves. A parent module can start to be a candidate once all of its children have been processed. This strategy is what we refer to as bottom-up parallelism. The input/output connections of a sub-module instantiation is an example that requires correct compilation order from callee to caller. Conversely, for the passes where the caller and callee are independent, LiveHD can compile them parallelly in any order; which we define as full parallelism in this paper.

LiveHD seeks to enable multiple languages to benefit from the parallel compilation. Each HDL has a bitwidth specification in addition to language semantics. It is a challenge that generic multi-HDLs compilers like LiveHD, CoreIR [31], and LLHD [39] need to address. For instance, Verilog sets bits on every variable, while higher-level HDLs like FIRRTL and Pyrope may only define bitwidth on the I/O, and the compiler must propagate the bit inference globally throughout modules. The front-end IR of LiveHD does not need a bitwidth set on variables. Therefore, LiveHD can directly bridge these languages to its front-end IR before conducting a bitwidth inference process. On the contrary, LLHD and CoreIR require that every variable have its bitwidth explicitly set. To handle high-level languages like FIRRTL and Pyrope, each language needs a custom compiler pass to infer bitwidth because it is part of the language semantics. It is similar to global type inference in compilers, except it only performs bitwidth inference. Once more, LiveHD makes this pass parallel with a bottom-up mechanism.

Our results show that when compiling the highest level of FIRRTL language, CHIRRTL, LiveHD is 3x to 6x faster than the original FIRRTL in the single-threaded compilation and 16.5x to 46.6x faster in the 16-threaded mode. Compared to Yosys [49] for Verilog parsing and regeneration, LiveHD gains 8.6x and 71.3x speedup, respectively, with 1 and 16 threads. LiveHD achieves high scalability because all the compilation steps are parallel for languages like Pyrope.

2 Related Work

2.1 HDL Compilers and IRs

HDL compilation and hardware IR design have recently been a research hotspot in the open-source community [1, 5, 7, 13, 22, 23, 29–31, 34, 35, 39–41, 45, 49]. The three main compilers/IRs related are Yosys, Scala-FIRRTL, and CIRCT-FIRRTL. Yosys: Yosys [49] is a framework for register-transfer-level (RTL) synthesis. The main front end takes Verilog-2005 and converts it to the internal RTLIL [49] IR through a Verilog Abstract Syntax Tree (v-AST in Figure 1). RTLIL cannot represent high-level HDL constructs like tuple or vector. Several front-end passes are needed in Yosys to translate the initial Verilog AST to RTLIL and further down to a more netlist-like construct through the proc and opt steps. Yosys compilation is sequential without parallel passes. Scala-FIRRTL: FIRRTL is the IR in the Chisel3 [8]. The first FIRRTL compiler is implemented in Scala [36](Scala-FIRRTL). A front-end Chisel3 compiler produces CHIRRTL as the input for the Scala-FIRRTL compiler (Figure 1). The Scala-FIRRTL compiler is not designed for compiling languages other than Chisel3/FIRRTL. The FIRRTL compiler is sequential without parallel passes. CIRCT-FIRRTL: CIRCT [5, 17] is a new experimental hardware IR extended from MLIR [28] and LLVM [27] communities. CIRCT framework shares the same ideas as LiveHD, i.e., to be the unified hardware development center. Theoretically, it is possible to compile multiple languages through interfacing various front-end MLIR dialects designed in CIRCT but right now, only the CHIRRTL input exists. The CIRCT-FIRRTL flow (Figure 1) is concurrently developed with LiveHD and leverages the MLIR pass manager to handle parallelism. The pass manager only allows some passes to be parallel after the module interfaces are known. Only passes with full parallelism will be executed parallelly, otherwise, CIRCT will execute the pass sequentially.

Other HDL IRs and compilers: LLHD [39] and CoreIR [31] are IRs aiming to be the generic hardware representation for the RTL abstraction level. LLHD is a statically-typed hardware IR designed to capture SystemVerilog. In LLHD, the bitwidth of variables must be explicitly defined. Thus it cannot be easily interfaced with modern HDLs like CHIRRTL or Pyrope, which only set bitwidth on the modules’ I/O. In CoreIR, input HDLs like Halide [38] and Verilog are now supported, and the compilation speed is not the main concern. Furthermore, before mapping to these two IRs, extra bitwidth analysis passes are required to map HDLs’ bits-centric operators. Those two compilers are sequential without parallel passes.

Several works [4, 11, 26, 30, 33, 34, 40] have been proposed to handle the HLS abstraction. Generally, the higher abstraction offers more freedom for expressive syntaxes. However, it usually puts more burden on the compiler to reason about the relationship between high-level code and the generated circuit. Also, in terms of multi-language compilation ability, these HLS projects cannot compile Verilog sources; thus, they lose the opportunity to reuse and optimize Verilog designs.

2.2 Software Programming Language Compilers

Several software frameworks have partially the same design concept as LiveHD in terms of parallelism and multilanguage support.

Parallel compilation: The two widely used C/C++ compilation frameworks, GCC [42] and LLVM [27] rely on a build system such as Makefile to achieve compilation parallelism at the file-level granularity. Several research works have been recently proposed to improve compilation parallelism. The
challenges of increasing scalability for Git and GCC applications are discussed in the research work by Bernardino et al. [10]. The parallel GCC project [9] also aims to conduct a multi-threaded compilation on the intra-procedure optimizations in GCC. Researchers in [19, 24] have been working on getting higher parallelism in the link time optimization (LTO) stage. In Lightning Bolt [37], the authors discuss how they design the parallel mechanism to improve the performance of the binary optimization pass.

Elixir [18] is a functional language that also focuses on constructing highly scalable applications. The internal framework launches multiple compilers to handle separate files simultaneously. When a function dependency bottleneck occurs, the framework sends waiting signals to the dependent caller-compiler and pauses until the dependency is resolved. LiveHD follows a dependency tree which avoids the need to suspend/wait for the dependency to be resolved within a running pass.

**Multi-languages support:** GraalVM [16, 48] is a Java virtual machine framework that bridges multiple languages by using Truffle [20] as the front-end IR. They are analogous to the LiveHD compiler and its front-end IR, LNASt [47]. The AST of several languages is mapped to the common Truffle AST in this framework. A series of back-end GraalVM optimizations like tree rewriting and just-in-time(JIT) compiling are applied to the common Truffle AST. Click and Paleczny [12] present a graph-based SSA intermediate representation to express optimization elegantly. The Common Intermediate Language (CIL) [32] is used in the .NET system; it is also an IR designed for multiple languages such as C# and Basic.

### 3 LiveHD Overview

This section provides insights on LiveHD HDL support, internal IRs, and overall organization that is needed to understand how to parallelize the LiveHD compiler in the following section.

#### 3.1 HDL Supported

Verilog is the de-facto language in industry, and Chisel3 is the most widely used modern alternative to Verilog. As such, it became clear early in the design that LiveHD would need to support both. In addition, LiveHD supports Pyrope, an HDL that is still under development but with features like global inference that affect the compile design options. By supporting the full Verilog 2001 and some SystemVerilog features, the compiler must address many details. By supporting both languages directly, LiveHD can directly interface Verilog and Chisel3 generated code at compile time, performing optimizations across modules.

For Verilog, we use Slang [3] as the parser. Slang can handle most of SystemVerilog, including non-synthesizable constructs like classes. LiveHD only accepts the synthesizable subset. For Chisel3 [8], we handle the CHIRRTL, which is close to FIRRTL but directly generated by Chisel3. The Scala-FIRRTL [22] compiler accepts the same CHIRRTL before the different lowering steps inside FIRRTL. For Pyrope, we implement a custom parser.

![Figure 1: Overview of LiveHD compilation flow and comparisons between Yosys and Chisel3/FIRRTL compilers.](image)

#### 3.2 LiveHD IRs: HIR and LIR

LiveHD is constructed with two internal IRs infrastructures: A High-Level IR (HIR) with a tree-like structure that follows control flow, and a Low-Level IR (LIR) that uses a graph-like structure that resembles a hardware netlist. The 3 different supported languages translate to HIR. There are no major optimizations in HIR, it is used as a common bridge before translating to LIR. The LIR has a graph representation and includes the main time-consuming passes like copy-propagation.

Compared against non-hardware compiler IRs, HIR is something between the HIR and MIR from Rust [6], or closer to the AST than LLVM IR. The HIR resembles the LNASt [47] and the high-level FIRRTL [22]. Internally, HIR has a Static Single Assignment (SSA) [14] pass that can enable its compiler optimization steps. However, in this paper, the primary function of HIR is to remove all control flow structures prior to generating an LIR.

LIR is a bi-directional hypergraph representation closer to a hardware netlist. Each graph node corresponds to a cell like an AND gate, and it can have multiple cell pins as sinks or drivers. LIR resembles Lgraph [46] and Yosys RTLIR [49] pass that can enable its compiler optimization steps. However, in this paper, the primary function of HIR is to remove all control flow structures prior to generating an LIR.

LIR has HDL-specific passes like bitwidth inference and code optimization. Although possible to do some of the steps in HIR, LIR has several traversal algorithms like the topological sort that simplify the design.

#### 3.3 LiveHD Overview

Figure 1 shows the high-level overview of the LiveHD compiler. At the front-end, LiveHD currently compiles three HDLs: FIRRTL, Pyrope, and Verilog. Language source codes
are first translated into language-specific parse trees. As an illustration, prp-AST by our own Pyrope parser, v-AST via Slang [3], and Chir.pbl via Protocol Buffers [2].

Each language has a custom pass that translates from its internal AST to HIR. Once in HIR, the three languages share the same data structure. By targeting HIR, the language designer does not need to worry about SSA, control flow conversion, variable scopes, and many other constructs shared by most languages. Thus, targeting HIR relieves language designers’ efforts.

Unlike MLIR [28], each language does not require explicit nodes. Instead, HIR allows for creating function calls to black-boxed modules as needed. This is used by the FIRRTL pass, which converts a FIRRTL operation to an HIR blackbox function call. This enables per-language custom passes while still allowing each compiler pass to handle the semantics correctly.

LiveHD translates from HIR to LIR. An HIR node can require multiple LIR nodes. LIR employs most of the LiveHD compilation passes, including copy-propagation, constant folding, peephole optimization, and bitwidth inference, to produce the optimized output.

LIR is a hierarchical hypergraph. By hierarchical, we mean that a graph can point to other graphs, and there are many constructs like hierarchical iterators to handle graphs.

4 Parallel Compilation
This section discusses the parallel compilation pipeline and how each pass ensures parallel scalability.

The unit of parallelism of LiveHD is a module, and each file can have several modules. A finer-grain granularity will require many locks shared within module resources, potentially complicating/slowing down single-thread performance. Modern large system-on-chip HDL programs have millions of lines of code spread over hundreds of modules.

A compiler pass is fully parallelizable when a pass can operate on all modules in parallel in any order. Nevertheless, not all passes can achieve this optimal parallelism. Functionally dependent caller-callee modules in a pass must adhere to a dependency order and cannot be compiled in parallel. To further extract more parallelization from this type of pass, the compiler must examine the dependency tree.

4.1 Dependency Tree
In HDLs, the hierarchy of all module instantiations can always be represented as a dependency tree structure (Figure 2-a, 2-b). In LIR, a sub-module instance is represented as a node with a sub-graph type. The sub-graph could point to the other graph. LiveHD uses depth-first search (DFS) to recursively traverse into the sub-graph nodes and construct the dependency tree from the specified top module. These sub-graph nodes have been recorded separately during LIR construction. The DFS traversal only visits these sub-graph nodes without traversing all nodes in the LIR.

In the dependency tree, the leaf module instances must be functionally independent because they have no direct I/O connections. Thus, for a not fully parallelizable pass, LiveHD exploits the bottom-up parallelization mechanism. It starts by compiling the tree leaves in parallel and then immediately allocates a new thread task for the parent module once all its children have been processed.

A pass could benefit from a top-down approach instead of the bottom-up one. In the passes implemented, we only need fully parallel or bottom-up. A top-down approach can be added if a problem is easier to solve.

In an HDL program, a module may be instantiated more than once. In LiveHD, the instantiations of the same module are represented as the same LIR, but they are viewed as different nodes in the dependency tree. In order to prevent redundant compilation on module instances, LiveHD tracks the already optimized LIR and avoids redundantly compiling the same module multiple times.

If accessing some global objects is mandatory in a pass, functionally independent modules also necessitate a mutex to acquire ownership of global objects, thus avoiding data races. LIR IR maintains a graph library to manage basic information like the graph name, graph IOs, and the dependency tree for all the LIRs. This library is a global object that needs mutual exclusion for entry field updates, but the bottom-up traversal guarantees that updates and reads can not happen at the same time.

4.2 Parallelism in Compilation Passes
This section presents LiveHD’s compilation stack in Table 1 and discusses why and how each pass exploits either full or bottom-up parallelism for the circuit modules. One important technique in the LiveHD compiler is to cluster passes that are bottom-up and fully parallel. The alternative would be to schedule a task for each pass, but it will create smaller tasks with more overhead and lower cache locality due to scheduling the same module in multiple cores.

Since there are several passes with different degrees of parallelism, LiveHD implements a thread pool where tasks are executed independently of each other. To avoid waiting for all the tasks to complete, LiveHD tracks the call dependency tree. For bottom-up parallelism, when a child node finishes, it checks if all the siblings are done; if so, it calls the parent code. This is achieved with a simple atomic counter per node.

**Full parallelized HIR construction** Based on the front-end HDL, LiveHD first decides the functionality of source2HIR (see Table 1) and converts an HDL program into HIRs. An HDL program may have many source files, and each file may contain several hardware modules. If more than one module is defined in a single source file, LiveHD will create new source2HIR threads to handle each module separately.
Figure 2. The LiveHD parallel compilation example with a hierarchical FIRRTL front-end. Module m3 is significantly larger than the others. The vertical dashed lines represent the Synchronization barriers.

Table 1. The LiveHD passes in the compilation order.

<table>
<thead>
<tr>
<th>Name</th>
<th>Functionality</th>
<th>Parallelization Type</th>
<th>Full Parallel</th>
<th>Bottom-up</th>
</tr>
</thead>
<tbody>
<tr>
<td>source2HIR²</td>
<td>Verilog to parse tree to HIR²</td>
<td></td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>Pyrope to parse tree to HIR</td>
<td></td>
<td></td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>CHIRRTL protobuf to HIR³</td>
<td></td>
<td></td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>HIR_SSA</td>
<td>SSA transformation for HIR</td>
<td></td>
<td></td>
<td>✓</td>
</tr>
<tr>
<td>HIR2LIR</td>
<td>HIR to LIR translation</td>
<td></td>
<td></td>
<td>✓</td>
</tr>
<tr>
<td>cprop</td>
<td></td>
<td></td>
<td></td>
<td>✓</td>
</tr>
<tr>
<td>firbits⁵</td>
<td>FIRRTL operator bitwidth analysis</td>
<td></td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>firmap⁶</td>
<td>FIRRTL and LIR operator mapping</td>
<td></td>
<td>✔</td>
<td></td>
</tr>
<tr>
<td>bitwidth</td>
<td>Bitwidth inference and optimization</td>
<td></td>
<td></td>
<td>✓</td>
</tr>
<tr>
<td>verilog_gen</td>
<td>Back-end Verilog code generation</td>
<td></td>
<td></td>
<td>✓</td>
</tr>
</tbody>
</table>

1 choose one of three functions based on the front-end HDL. 2 Verilog has a serial liveparse pass to split files. 3 CHIRRTL has a serial protobuf deserialize step could be full-parallelized, but here are merged in cprop with a bottom-up. 4 FIRRTL only passes

Since the source2HIR function merely maps the parse tree of a module into the corresponding HIR, there is no dependency between the executions of the threads. Thus source2HIR is a full parallelizable pass.

**Full parallelized HIR_SSA** After the HIRs are constructed, LiveHD tasks perform HIR_SSA to translate every HIR into SSA form. Although there might be sub-module instantiation statements in the HIRs, since SSA transformation only focuses on the return value and inputs arguments of the sub-module, the internal content of the sub-module does not affect the parent module’s SSA. Therefore, modules in the tree hierarchy are independent regarding HIR_SSA and can be handled full-parallelly.

**Novel uIO Techniques for Fully Parallel IR Lowering** In the HIR2LIR pass, the functional dependency issue arises when there is a sub-module instantiation in the HDL program. Figure 3 shows that in LIR, a sub-module is shown as a sub-node with inputs and outputs connected to the parent module graph. From the parent point of view, connecting an edge to the corresponding sub-node input requires the knowledge of all sub-module I/O in the graph library. However, when the HIR2LIR is multi-threaded, all HIRs will execute the HIR2LIR pass in a random order. In this case, the graph library cannot guarantee that the sub-module’s I/O information will be ready when the parent needs it.

LiveHD solves this issue by proposing a novel technique that uses unified input (ulnp) and unified output (uOut). An ulnp or an uOut is an LIR tuple structure used to aggregate inputs or outputs, as shown in Figure 3. The ulnp and uOut are the only input and output for each module during the HIR2LIR step.

As the HIR2LIR iterates through the parent HIR, if there is a sub-module instantiation statement, the LiveHD graph library will check and try to create a sub-graph skeleton with the uIO atomically. After that, regarding the input edges of the sub-module node, the parent first creates tuple-add (TA) operators to collect all the edge driver pins as the tuple fields and connect this tuple to the sub-module ulnp. On the other hand, if the parent module tries to connect edges from the sub-module outputs, the parent graph creates tuple-get (TG) operators and fetches fields from the submodule uOut tuple. LiveHD creates these uIO tuple structures around the sub-module to isolate the dependency between parent and child.
graphs. The uI0 resolving process is deferred until the cprop pass, where all of the program tuples are handled together in a single graph traversal. So, the HIR2LIR pass becomes fully parallelizable.

**Merged passes with bottom-up parallelism.** LiveHD implements four classical software compiler optimizations currently: copy propagation, dead code elimination, constant propagation, and peephole optimization (CDCP). The algorithm starts with the module inputs to traverse the graph locally for each optimization. LiveHD combines the passes like a nanopass compiler [25] but the nanopasses are manually integrated. This avoids redundant graph traversal and improves cache locality because all the passes operate over the same CPU not in different tasks. LiveHD currently merges seven functions into a single cprop pass as listed in Table 1.

In the merged cprop pass, attribute resolving, tuple resolving, and I/O construction are three hardware-specific functions required by all HDLs. These functions are all tuple-related and have to be parallelized in a bottom-up manner. This constraint exists because the connection around the sub-module instantiation node needs to be resolved by flattening the uI0 tuple. Then the parent module can continue the rest of the algorithm propagation.

**Other bottom-up parallelized passes.** firbits, firmap and bitwidth are the other three bottom-up parallelized passes. The reason is that their algorithms require the sub-module outputs attribute to be ready when the parent graph traversal visits them.

After firbits, an important optimization is that a single bottom-up task performs the firmap and bitwidth passes for each module. This increases cache locality and scalability because it guarantees the same LIR to be mapped to the same CPU.

**Verilog code generation.** verilog_gen is the final stage of the LiveHD compilation pipeline. Since the functional dependencies between hierarchical modules have been fully resolved from the previous LiveHD passes, LiveHD can run verilog_gen with full parallelization.

5 Multi-HDLs Compilation

Currently, LiveHD can compile HDLs of Verilog, CHIRRTL, and Pyrope. All these languages can benefit from LiveHD’s fast and parallel compilation. This section discusses some of the challenges for each HDL.

5.1 Parallel I/O Pass

Ideally, we want to perform each compilation pass with full parallelism for every HDL. However, as discussed in Section 1, the type of parallelism that can be achieved is determined by (1) the modules’ I/O definition and (2) how a module is instantiated by a caller. This subsection discusses each HDL’s instantiation scenario.

**Verilog** Listing 1 provides an example of Verilog sub-module instantiation. It is important to note that, while the statement (line 6) expresses the instance connections, it does not show the direction of each sub-module I/O. This I/O connection syntax requires Verilog to be compiled in a bottom-up manner to collect sub-module I/O information, which the top module can then utilize to resolve instance connections.

```verilog
module Sub(input inp, output out); assign out = inp | inp; endmodule

module Top(input inp_t, output out_t); Sub sub(.inp(inp_t), .out(out_t)); endmodule
```

Listing 1. A Verilog module instantiation example

**CHIRRTL** In CHIRRTL, no I/O information is provided at the instantiation statement (line 7 of listing 2), so compilers have to figure it out from the left/right-hand sides of subsequent statements (line 8 and 9 of listing 2) that exploit the instantiation.

```chirrtl
module Sub:
  output io: { flip inp: UInt<1>, out: UInt<1> }
  node _T = or(io.inp, io.inp)
  io.out <= _T

module Top:
  output io: { flip inp: UInt<1>, out: UInt<1> }
  inst sub of Sub
  sub.io.inp <= io.inp
  out <= sub.io.out
```

Listing 2. A CHIRRTL module instantiation example

Interestingly, the Chisel front-end compiler (Figure 1) has resolved all of the hierarchical I/O connections from Chisel3 code and it could output a dependency tree before generating the FIRRTL file. Because all hierarchical I/O connections are resolved, Scala-FIRRTL could theoretically use the dependency tree to compile the FIRRTL IR in full parallel.

**Pyrope** In Pyrope, the function arguments are the sub-module input, and the return value is the sub-module output, as shown in line 7 of listing 3. However, the instantiation connections cannot be made as the top module cannot know whether a tuple or a scalar data type is returned when the sub-module is not handled yet. Thus, a bottom-up parallelization is needed to resolve the submodule instance connection.

```pyrope
//top.prp
sub = ||{
  //the sub-module syntax in Pyrope
  %out1.baz = $inp.foo + $inp2 // $ means input
  %out2 = $inp.bar + $inp2 // $ means output
}

//instantiation
ret = sub(inp = (foo = 3, bar = 2), inp2 = 4)
%out = ret.out1.baz + ret.out2
```

Listing 3. A Pyrope module instantiation example
5.2 Bitwidth Pass
The specification of bitwidth representations varies between HDLs. This subsection explains how LiveHD handles these specification variations in Verilog, CHIRRTL, and Pyrope.

Generic Bitwidth Inference Pass. In Verilog, bitwidths are defined for every variable, but this is not necessarily true in CHIRRTL or Pyrope, as the bitwidth may only be defined on module I/O. LiveHD generically handles these HDLs by leveraging the benefits of HIR and LIR IR. Both IRs do not require an HDL variable to have bitwidth defined. Instead, if a module I/O’s bitwidth is properly defined, LiveHD will refer to a bitwidth optimization algorithm [43] (bitwidth pass in Table 1) to initiate a propagation from the module I/O and calculate the optimized bitwidth for each visited wire.

Customization for implicit HDL specification. Language operators may implicitly present part of the bitwidth specification in an HDL. Table 2 shows such examples in the FIRRTL language.

<table>
<thead>
<tr>
<th>FIRRTL Operator</th>
<th>Functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>bits_op</td>
<td>extract a value with a specified bit range from the input edge</td>
</tr>
<tr>
<td>head_op</td>
<td>extract a value of MSB n-bits from the input edge</td>
</tr>
<tr>
<td>tail_op</td>
<td>extract a value of LSB n-bits from the input edge</td>
</tr>
<tr>
<td>cat_op</td>
<td>concatenate two input edges</td>
</tr>
</tbody>
</table>

Table 2. FIRRTL bitwidth management operators

The bitwidth of edges in these FIRRTL operators must be known to be mapped to LIR cells. For example, the head_op in CHIRRTL can be mapped to the shift_right_op in LIR, but the exact shift amount depends on the number of bits. This prerequisite raises an interfacing difficulty for hardware IRs because the entire FIRRTL design bitwidth information must be collected somewhere. It is important to notice that the bitwidth is part of the language specification because performing a different bitwidth can change the generated code semantics.

Because LiveHD is a pass-modularized framework, these challenges can be addressed easily by plugging-in HDL-specific bitwidth inference passes. The CHIRRTL front-end is handled by two CHIRRTL-specific passes, firbits and firmap (see Table 1), to handle the CHIRRTL front-end. LiveHD first individually translates FIRRTL operators to special LIR sub-nodes. Then firbits follows the FIRRTL specification to compute the bits for each node. After that, the firmap pass leverages the bit information to translate to LIR cells. Figure 4 demonstrates a high-level view of this flow.

6 Setup
LiveHD is implemented with C++17 and compiled with GCC 11.0.3. CIRCT still does not have releases, so we use the top of the tree on Aug 12th, 2022; Yosys uses the latest release (v0.20+22), and the same for Scala-FIRRTL (v1.5.0-RC2) is chosen for evaluations. For CIRCT, we follow the LLVM benchmarking guidelines to use release and avoid assertions and checks. All compilers are compared without the dedup option because LiveHD has not fully implemented it (see Table 3). The experiments are run on a server with AMD EPYC 7542 32-Core Processor at 3.4GHz, 504GB memory, and Linux 5.14. We measure the frequency scaling effect by turning the turbo option on and off of the processor. All experiment data are collected using perf profiler and Perfetto [15]. The Verilog output generated by the compilers is equivalent and correct. This is confirmed by doing formal logic equivalence [44, 49] checks between their Verilog outputs.

7 Evaluation
The evaluation consists of two main parts: multi-threaded speedup scalability and single-threaded performance. We compare only against open-source tools because the commercial EDA tools license forbids tool benchmarking.

We use a RISC-V Manycore (RVM) design in CHIRRTL to compare against CIRCT. This RISC-V Manycore design consisting of 128 RISC-V 32bits integer (rv32i) cores. We only compared the scalability with CIRCT-FIRRTL because there is no other parallel Verilog or Pyrope compiler.

To fairly compare the three different languages, we create a Balanced Computational Tree (BCT) benchmark. BCT is a large circuit generated with a randomized script. It consists of 1.3 million gates spread over 3309 modules; The design dependency tree has a depth of 7, and each parent module has an average of 4 children. Each module contains an average of 391 mixed xor and summation operators that are chained together.
7.1 Multi-Threaded Scalability

Figure 5 demonstrates the high speedup scalability that LiveHD provides. With 8-thread, LiveHD has 4.55x scalability speedup for the RVM design and 5.34x for the BCT CHIRRTL design. Meanwhile, the CIRCT-FIRRTL compiler only scales 1.7x and 2.9x for the two designs, respectively. When adding more hardware resources up to 16-threads LiveHD’s increasing tendency of scalability slows down but still hits as high as 5.5x speedup for the RVM; The 16-threaded LiveHD also compiles the BCT design and achieves excellent scalabilities of 8.4x in Pyrope, 8.2x in Verilog, and 7.7x in CHIRRTL.

7.1.1 Case Analysis: RVM in FIRRTL. Threads Utilization

LiveHD gets an overall thread utilization of 76.57% when compiling RVM. This means that under 25% of the CPUs are idle without work. Figure 6 presents a visualization of how LiveHD orchestrates the threads. A vertical line means a pass is processing a module. The higher density of colored vertical lines means higher thread utilization. The 8-rows in the figure represent the 8-threads run.

The passes of `HIR_ssa`, `HIR2LIR`, and `verilog_gen` deploy full-parallelism, and thus each module could be compiled in any order. To exploit the max potential of the full-parallelism mechanism, we sort the HIR and LIR objects by their size before piping into these passes. Thus, as arrows #1, #2, and #3 pointed, we could hide the most critical path at the beginning of these passes.

However, this Perfetto visualization also reveals two facts that detriment the overall scalability. The first facet is the protobuf initialization period as pointed out by the arrow #4. LiveHD exploits Google’s protocol buffer package to parse CHIRRTL. At the very beginning of `source2HIR` pass, LiveHD needs to call a constructor to deserialize and generate the `firrtl_protobuf` object. This constructor will take 9.2% of the entire execution period.

The second bottleneck is to resolve the top module sub-instances I/O connection issue as pointed out by arrow #5. In a FIRRTL design, module I/O usually consists of a deep aggregate data type (listing 4), and LiveHD resolves it at the `cprop` pass. Yet, `cprop` deploys bottom-up parallelism, so the top module must be the last to be compiled. Moreover, the top module contains 128 instances of RV32i CPUs, and each instance has 28 deep hierarchical I/O connections, which is similar to the example of listing 4. The total 3584 deep I/O connections in total introduce a massive hierarchical tuple chain structure in the LIR IR. Thus, the top module introduces a considerable overhead at the `cprop` pass.

The main reason that LiveHD solves the I/O connection at `cprop` comes from the Pyrope language semantic constraint. Unlike the FIRRTL HDL, where every I/O has been declared explicitly, a Pyrope submodule could infer the tuple I/O field from the parent module and that needs to be handled at `cprop`.

LiveHD’s parallel schemes establish remarkable thread utilization for an 8-threaded compilation.

CHIRRTL’s deep-hierarchical I/O connection adds non-trivial top-module overhead
The protobuf initialization and top-module cprop (arrow#4 and #5) together take up 18.8% of the time and prevent LiveHD from reaching ideal speed scalability due to Am-
dahl’s law. If excluding these two regions, LiveHD attains high average thread utilization of 97.21%.

<table>
<thead>
<tr>
<th>name of pass</th>
<th>8-threaded</th>
<th>from 1 to 8-threaded</th>
<th>#inst.</th>
<th>ipc</th>
<th>freq.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>fraction</td>
<td>utilization</td>
<td>speedup</td>
<td></td>
<td></td>
</tr>
<tr>
<td>firrtl2HIR</td>
<td>12.0%</td>
<td>34%</td>
<td>2.5x</td>
<td>+3.3%</td>
<td>-22.2%</td>
</tr>
<tr>
<td>HIR_SSA &amp; HIR2LIR</td>
<td>23.8%</td>
<td>97%</td>
<td>4.3x</td>
<td>+0.1%</td>
<td>-21.0%</td>
</tr>
<tr>
<td>cprop</td>
<td>30.7%</td>
<td>65%</td>
<td>5.0x</td>
<td>+0.5%</td>
<td>-7.9%</td>
</tr>
<tr>
<td>firbits</td>
<td>4.6%</td>
<td>80%</td>
<td>6.8x</td>
<td>+2.8%</td>
<td>-5.2%</td>
</tr>
<tr>
<td>firmap &amp; bitwidth</td>
<td>17.6%</td>
<td>95%</td>
<td>5.6x</td>
<td>+0.1%</td>
<td>-14.9%</td>
</tr>
<tr>
<td>verilog_gen</td>
<td>11.3%</td>
<td>99%</td>
<td>5.4x</td>
<td>+2.8%</td>
<td>-27.4%</td>
</tr>
<tr>
<td>LiveHD: all</td>
<td>100%</td>
<td>76%</td>
<td>4.6x</td>
<td>+1.0%</td>
<td>-15.8%</td>
</tr>
<tr>
<td>CIRCT: all</td>
<td>100%</td>
<td>n/a</td>
<td>1.7x</td>
<td>+1.2%</td>
<td>-17.9%</td>
</tr>
</tbody>
</table>

Table 4. IPC drop and frequency downscaling are two reasons why the high thread utilization from 1 to 8 threaded compilation does not give the ideal speedup.

Breakdown Analysis Table 4 represents the pass breakdown to understand the source of scalability increment better. Besides the firrtl2HIR and the cprop discussed in the previous paragraphs, all other passes get excellent utilization of thread resources from 80% to 99%.

Interestingly, these high utilization numbers do not perfectly lead to an ideal speedup. Several reasons, like decreased instruction per cycle (IPC) and processor frequency, can be observed from the table 4. LiveHD’s IPC got affected by mixed reasons like instruction TLB (iTLB) and cache miss rate. For example, at the firrtl2HIR pass, the main slowdown reason in IPC is that the iTLB miss rate of a single thread remains the same, but their effects are accumulated in 8-threads and become a burden. At the same time, the cache miss rate increased dramatically in 8-threads, for instance, the verilog_gen pass. This is because, in LiveHD, each thread handles different LIR modules and loses the cache locality from firmap and bitwidth passes.

LiveHD also has a 15.5% impact from frequency downscaling overall. This is expected due to the turbo (frequency scaling) option enabled on modern CPUs. On the other hand, the CIRCT-FIRRTL compiler only has a parallel speedup of 1.7, and thus not so many threads are used simultaneously during the compilation. Less utilization has less impact on the frequency.

The third reason comes from the implicit mutex contention that is not revealed in the way that Perfetto counts traces. LiveHD protects the graph database for updates with a single-write multiple-read mutex. Meanwhile, the RVM contains 2945 modules, leading to high mutex lock activity for the HIR2LIR pass because of the high amount of graph creations. This time is added to the thread utilization and extra instructions. The BCT benchmark allows to see this overhead better, but it is less than 3% in all the tests evaluated.

7.1.2 Case Analysis: Balanced Computational Tree.

We present the visual traces for the 4-threaded compilation in Figure 7. The three sub-graphs are displayed with different time scales. While LiveHD-Pyrope finishes in around 3.9 seconds, the equivalent circuit in LiveHD-FIRRTL requires 6 seconds. Table 5 shows the overall speedup, which includes the scalability and single-threaded performance but using the execution times, we can deduce that Verilog and Pyrope have approximately the same scalability between 8.3-8.6x.
FIRRTL has 7.7x for a 16-threaded execution. The reason is consistent with the verilog_gen overhead shown in Table 4, which has over 20% drop in IPC, over 20% drop in frequency, a small 2.8% instruction count increase, and under 1% lock contention.

<table>
<thead>
<tr>
<th>design</th>
<th>compiler</th>
<th>2#thd</th>
<th>time(s)</th>
<th>overall speedup</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2Scala</td>
<td>1</td>
<td>27.0</td>
<td>1.0x</td>
</tr>
<tr>
<td>RVM-FIRRTL</td>
<td>CIRCT</td>
<td>1</td>
<td>3.8</td>
<td>7.1x</td>
</tr>
<tr>
<td></td>
<td>LiveHD</td>
<td>1</td>
<td>9.0</td>
<td>3.0x</td>
</tr>
<tr>
<td></td>
<td>CIRCT</td>
<td>16</td>
<td>2.1</td>
<td>12.8x</td>
</tr>
<tr>
<td></td>
<td>LiveHD</td>
<td>16</td>
<td>1.6</td>
<td>16.5x</td>
</tr>
<tr>
<td>BCT-FIRRTL</td>
<td>2Scala</td>
<td>1</td>
<td>122.0</td>
<td>1.0x</td>
</tr>
<tr>
<td></td>
<td>CIRCT</td>
<td>1</td>
<td>20.6</td>
<td>5.9x</td>
</tr>
<tr>
<td></td>
<td>LiveHD</td>
<td>1</td>
<td>20.2</td>
<td>6.0x</td>
</tr>
<tr>
<td></td>
<td>CIRCT</td>
<td>16</td>
<td>6.3</td>
<td>19.4x</td>
</tr>
<tr>
<td></td>
<td>LiveHD</td>
<td>16</td>
<td>2.6</td>
<td>46.6x</td>
</tr>
<tr>
<td>BCT-Verilog</td>
<td>Yosys</td>
<td>1</td>
<td>171.2</td>
<td>1.0x</td>
</tr>
<tr>
<td></td>
<td>LiveHD</td>
<td>1</td>
<td>19.9</td>
<td>8.6x</td>
</tr>
<tr>
<td></td>
<td>LiveHD</td>
<td>16</td>
<td>2.4</td>
<td>71.3x</td>
</tr>
<tr>
<td>BCT-Pyrope</td>
<td>LiveHD</td>
<td>1</td>
<td>13.7</td>
<td>1.0x</td>
</tr>
<tr>
<td></td>
<td>LiveHD</td>
<td>16</td>
<td>1.6</td>
<td>8.4x</td>
</tr>
</tbody>
</table>

note: 2 Scala-FIRRTL 3 thread numbers 3 the baselines

Table 5. LiveHD provides outstanding compilation speedup in single-threaded and multi-threaded scenarios.

**Source HDLs Parsing.** Using BCT allows us to compare different languages’ scalability and performance. A significant difference happens during parsing. LiveHD-FIRRTL has the non-parallel protobuf serialization previously mentioned. LiveHD calls the Verilog Slang parser in parallel for each file, but it still requires splitting the Verilog file in multiple files. Pyrope parsing is fully parallel.

**Balanced Workload of BCT** Unlike RVM, BCT does not have a significantly larger top module. The result is a higher balance in the bottom-up passes. Therefore, as shown in Figure 7, it leads to better thread utilization because no parent needs to wait for any giant child. Further, Verilog has no aggregate data types, so we generated flattened BCT I/O in all languages. That means no deep hierarchical I/O as in the List 4, and it leads to a faster cprop result in all three HDLs.

**7.2 Single-Threaded Performance**

We measure different compilers’ performance in the table 5. The single-threaded LiveHD-FIRRTL achieves good speedups of 3x for RVM and 6x for BCT compared to the baseline Scala-FIRRTL compiler.

Since there is no parallel Verilog compiler in the opensource community, we chose Yosys as the comparator. For the BCT design, the LiveHD is 8.6x faster than Yosys in single-thread, respectively. LiveHD is the only compiler for Pyrope, but the performance is faster than Verilog and CHISEL for an equivalent circuit.

**7.3 Fairness in Comparing the Compiler Result**

The comparison between compilers is difficult because the compilers are rarely identical. The LiveHD-FIRRTL and CIRCT compilers have roughly the same compilation passes. The main difference is that CIRCT has common subexpression elimination, whereas LiveHD conducts additional bitwidth optimizations together with bitwidth inference. Aside from that, both compilers have passes of similar goals along with the FIRRTL lowering process, including (1) FIRRTL parsers, (2) IR metadata analysis, (3) IR optimizations, (4) memory structure lowering, and (5) Verilog code generation. Both compilers will infer critical hardware characteristics like clock, reset, memory interface, and bitwidth. Combinational loop detection and black-boxed modules are handled by both compilers. We perform a formal logic equivalence check between outputs to verify the correctness.

When comparing with Yosys on Verilog compilation, we disable all Yosys optimization passes (no opt), and only the Verilog to RTLIR and Verilog generation are executed.

**8 Conclusions**

Compilation time is a key bottleneck in hardware productivity only exacerbated by new HDLs. We propose LiveHD, a fast multi-HDL compiler. The main novelty of this paper is the HDL parallel compiler. The paper goes over the main challenges of parallelizing all the compiler passes. We pick the FIRRTL, Verilog, and Pyrope HDLs to demonstrate LiveHD’s ability of generic compilation. The parallel scalability results are on top of a fast single-threaded LiveHD compiler. Compared to the Scala-FIRRTL compiler, single-threaded LiveHD has over 6 times speedup. Compared to the popular Yosys, single-threaded LiveHD is 8.6 times faster.

The highly parallelized and generic LiveHD compilation framework opens many exciting opportunities for HDLs and EDA research. A hardware designer could enjoy LiveHD’s high compilation to improve productivity. A developer for a new HDL could interface with LiveHD’s generic HIR. Similarly, an EDA research project could exploit LiveHD’s ability to interface with the Verilog front-end, then use the provided parallelization framework to develop a parallelized EDA tool. We plan to release the LiveHD compiler as open-source to enhance the impact on the community.

**Acknowledgments**

We would like to thank the reviewers for their feedback on the paper. This work was supported in part by grants from Google and CROSS. This material is based upon work supported by, or in part by, the Army Research Laboratory and the Army Research Office under contract/grant W911NF1910466.


Received 2022-11-10; accepted 2022-12-19